

APPLICATION UNDER UNITED STATES PATENT LAWS

Atty. Dkt. No. 040021-0307298

Invention: FORMATION METHOD OF GATE ELECTRODE IN SEMICONDUCTOR

Inventor (s): Geon-Ook PARK

Address communications to the
correspondence address
associated with our Customer No
00909

Pillsbury Winthrop LLP

This is a:

- Provisional Application
- Regular Utility Application
- Continuing Application
 - The contents of the parent are incorporated by reference
- PCT National Phase Application
- Design Application
- Reissue Application
- Plant Application
- Substitute Specification
 - Sub. Spec Filed _____
 - in App. No. _____ / _____
- Marked up Specification re
Sub. Spec. filed _____
In App. No _____ / _____

SPECIFICATION

TITLE OF THE INVENTION

FORMATION METHOD OF GATE ELECTRODE IN SEMICONDUCTOR

BACKGROUND OF THE INVENTION

5

(a) Field of the Invention

The present invention relates to a method of fabricating a semiconductor device, and more particularly to a method of forming a gate electrode in a semiconductor device, which is capable of reducing a line width of the gate electrode.

10

(b) Description of the Related Art

With the development of manufacture techniques for semiconductor devices and the expansion of their applications, researches and developments for increase of integration of a semiconductor device have been progressed rapidly. Also, with the increase of integration of the semiconductor device, studies for downsizing of the semiconductor device based on microscopic process technologies have been progressed.

With the downsizing of the semiconductor device, an adjustment of gate CD (critical dimension), which can be referred to as the width of gate, is very important. This is because a transistor driving current varies greatly depending on a variation of the gate CD.

Conventionally, in implementing a gate electrode, by defining a region on which a gate electrode is located on a photoresist once when a photolithography process is performed, a line width of the gate electrode is limited by a light source used in the photolithography process.

Techniques related to the method of forming the gate electrode are disclosed in U.S. Patent Nos. 6,420,097, 6,165,881, 6,107,175, and 5,965,461.

Hereinafter, a conventional general method of forming a gate electrode will be described with reference to Figs. 1A and 1B.

A gate oxide 2 is formed on a silicon substrate 1, a polysilicon 3 to function as a gate electrode later is deposited on the gate oxide 2, and then a photoresist 4 is patterned by using a photolithography process in order to define the gate electrode.

At this time, the photolithography process is progressed such that a pattern of photoresist 4 exists on only a region on which the gate electrode is to be formed. Also,

a line width of the pattern of photoresist 4 is limited by a wavelength of a light source used when the photolithography process is progressed. A wavelength band is various, and the line width of the pattern can be more reduced as the wavelength becomes shorter. Conventionally, the wavelength of 248nm or 193nm was used, limiting the
5 line width of the pattern to about 0.13 μ m.

Based on the pattern of the photoresist as formed above, the polysilicon 3 is etched so that a desired gate electrode 3a is formed.

However, since the line width of the gate electrode, which is the most narrow line width of all line widths of elements in the semiconductor device, is destined to be
10 limited by the wavelength of the light source used when the photolithography process is performed, an overall size of the semiconductor device is also limited.

Accordingly, an integration of the semiconductor device is face with a limit.

SUMMARY OF THE INVENTION

In considerations of the above problem, it is an object of the present invention to a method of forming a gate electrode in a semiconductor device, which is capable of reducing a line width of the gate electrode by performing a photolithography process after defining a wide region on which a gate electrode is located on a photoresist twice such that the line width of the gate electrode is not subject to a wavelength of a light
15 source used when the photolithography process is performed.
20

To achieve the object, according to an aspect of the present invention, a method of forming a gate electrode in a semiconductor device comprises forming a gate oxide on a semiconductor substrate, depositing a polysilicon on the gate oxide, forming a mask thin film on the polysilicon, patterning the mask thin film using a photolithography process twice, wherein one photolithography process is performed with a mask pattern which masks neighboring gate electrode areas and an area between the neighboring gate electrode areas, another photolithography process is performed with a mask pattern which exposes the area between the neighboring gate
25 electrode areas, etching the polysilicon using the mask thin film pattern, and removing
30 the mask thin film pattern on the polysilicon.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate an embodiment of the invention, and, together with the description, serve to explain the principles of the invention:

5 Figs. 1A and 1B are sectional views showing a process of forming a gate electrode in a conventional semiconductor device; and

Figs. 2A to 2E are sectional views showing a process of forming a gate electrode in a semiconductor device according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

10

A preferred embodiment of the present invention will now be described in detail with reference to the accompanying drawings.

Figs. 2A to 2E are sectional views showing a process of forming a gate electrode in a semiconductor device according to the present invention.

15

According to a method of forming a gate electrode according to the present invention, a line width of the gate electrode can be microscopically formed by performing a photolithography process twice.

20

One photolithography process is performed with a mask pattern which masks neighboring gate electrode areas and an area between the neighboring gate electrode areas. Another photolithography process is performed with a mask pattern which exposes the area between the neighboring gate electrode areas. And then, gate electrode etching is performed by a curing mask that is formed through a photolithography process twice.

25

To accomplish this, first, as shown in Fig. 2A, a gate oxide 12 is formed on a silicon substrate 11, a polysilicon 13 to function as a gate electrode is deposited on the gate oxide 12, and then a mask thin film 14 to be used as a curing mask when a electrode is etched later is formed.

30

At this time, the mask thin film 14 is preferable to use material having a great difference in etching rate from the polysilicon 13, for example, silicon oxynitride or silicon nitride through a PECVD method. Since the mask thin film 14 made from silicon oxynitride or silicon nitride has a great difference in etching rate from the polysilicon 13, it exists on the gate electrode until the polysilicon is completed to be etched later.

Then, as shown in Fig. 2B, in a step of performing a first etching process, a first

pattern of photoresist 15 is formed on the mask thin film 14 to be used as a curing mask by using photolithography process. Based on the first pattern of photoresist 15, the mask thin film 14 is etched until the polysilicon 13 is exposed. At this time, as described above, since the mask thin film 14 has a great difference in etching rate from the polysilicon 13, the polysilicon 13 can be etched without any damage.

Consequently, the region on which the gate electrode is to be formed remains below the first pattern of photoresist 15. Then, the first pattern of photoresist 15 is removed.

Next, as shown in Fig. 2C, in a step of performing a second etching process after the first pattern of photoresist 15 is removed, a second pattern of photoresist 16 is formed. At this time, the second pattern of photoresist 16 partially overlaps with a portion where the first pattern of photoresist 15 is formed. The polysilicon below this overlapped portion is a portion remaining as the gate electrode through a subsequent process.

Then, based on the second pattern of photoresist 16, the mask thin film 14, which has been not yet etched, is etched away until the polysilicon 13 is exposed.

When the polysilicon 13 is exposed, the etching process is ended and the second pattern of photoresist 16 used as the mask is removed. Consequently, only the mask thin film 14 corresponding to a width of the gate electrode remains on the polysilicon 13.

In a subsequent step of etching the polysilicon, as shown in Fig. 2D, the polysilicon 13 is etched by using only the mask thin film 14 remaining on the polysilicon 13.

In other words, since the mask thin film 14 made from silicon oxynitride or silicon nitride is less etched than the polysilicon is, when the etching process is progressed considering that the mask thin film 14 is minutely etched, the polysilicon 13 and the silicon oxide 12a are etched, leaving the mask thin film 12 as it is, until the silicon substrate 11 is exposed.

Finally, as shown in Fig. 2E, in a step of forming the gate electrode, the gate electrode 17 is formed by removing the mask thin film made from silicon oxynitride or silicon nitride on the remaining polysilicon using a wet etching.

As apparent from the above description, according to the present invention, by performing an etching process twice for the mask thin film using patterns of photoresist formed in a partially overlapped manner with a difference in time such that the gate

electrode with an ultramicroscopic line width is formed in the overlapped portion, an overall size of the device can be reduced. Accordingly, the number of devices producible from one wafer increases greatly, which result in the increase of an overall wafer yield.

5 Although a preferred embodiment of the present invention has been described in detail hereinabove, it should be clearly understood that many variations and/or modifications of the basic inventive concepts herein taught which may appear to those skilled in the present art will still fall within the spirit and scope of the present invention, as defined in the appended claims.